View MB3882_461626.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FUJITSU SEMICONDUCTOR DATA SHEET
DS04-27226-1E
ASSP For Power Management Applications
2-channel DC/DC Converter IC
with Synchronous Rectifier
MB3882
s DESCRIPTION
The MB3882 is a 2-channel DC/DC converter IC using pulse width modulation (PWM) and synchronous rectification, designed for down conversion applications. This device is a power supply with high output drive capacity. Synchronous rectification also provides for high efficiency. In addition, a 5 V regulator is built in to reduce the number of system components. The result is an ideal built-in power supply for driving products with high speed CPU's such as home TV game devices and notebook PC's.
s FEATURES
* * * * * * * Synchronous rectification for high efficiency Supply voltage range : 5.5 V to 18 V High-precision reference voltage : 2.5 V 1% Error Amp. threshold voltage : 1.25 V 1% (0 C to 85 C) Oscillator frequency range : 10 kHz to 500 kHz Built-in soft start circuit with error Amp. input control Totem pole type output for N-ch MOSFET
s PACKAGE
24-pin Plastic SSOP
(FPT-24P-M03)
MB3882
s PIN ASSIGNMENTS
(TOP VIEW)
CT : 1 RT : 2 SGND : 3 CS1 : 4 -INE1 : 5 FB1 : 6 +INC1 : 7 OUT1-1 : 8 VS1 : 9 CB1 : 10 OUT2-1 : 11 PGND : 12
24 : VREF 23 : VCC 22 : CSCP 21 : CS2 20 : -INE2 19 : FB2 18 : +INC2 17 : OUT1-2 16 : VS2 15 : CB2 14 : OUT2-2 13 : VB
(FPT-24P-M03)
2
MB3882
s PIN DESCRIPTIONS
Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 Symbol CT RT SGND CS1 -INE1 FB1 +INC1 OUT1-1 VS1 CB1 OUT2-1 PGND VB OUT2-2 CB2 VS2 OUT1-2 +INC2 FB2 -INE2 CS2 CSCP VCC VREF I/O I O I O O O O O I O I O Description Triangular wave oscillator frequency setting capacitor connection terminal Triangular wave oscillator frequency setting resistor connection terminal Ground terminal CH1 soft start capacitor connection terminal. (Also used as channel control) CH1 error Amp. inverted input terminal CH1 error Amp. output terminal CH1 overvoltage comparator non-inverted input terminal CH1 totem pole output terminal. (External main side FET gate drive) CH1 external main side FET source connection terminal CH1 boot capacitor connection terminal. Connect capacitor between the CB1 terminal and VS1 terminal. CH1 totem pole output terminal. (External synchronous rectifier side FET gate drive) Ground terminal Output circuit bias output terminal CH2 totem pole output terminal. (External synchronous rectifier side FET gate drive) CH2 boot capacitor connection terminal. Connect capacitor between the CB2 terminal and VS2 terminal. CH2 external main side FET source connection terminal. CH2 totem pole output terminal. (External main side FET gate drive) CH2 overvoltage comparator non-inverted input terminal CH2 error Amp. output terminal CH2 error Amp. inverted input terminal CH2 soft start capacitor connection terminal. (Also used as channel control) Timer latch short protection capacitor connection terminal Reference voltage, control circuit power supply terminal Reference voltage output terminal
3
MB3882
s BLOCK DIAGRAM
VCC 23
5 V Reg.
13 VB
FB1 6
10 A Error Amp.1
< CH1 > 10 CB1 - + +
1.25 V OVP Comp.1 PWM Comp.1-1
-INE1 5 CS1 4
+ -
PWM Comp.2-1 Drive1-1
8 OUT1-1 9 VS1
+INC1 7
+ -
1.47 V VCC Latch1 R SQ
+ -
Drive2-1
11 OUT2-1
FB2 19
10 A Error Amp.2
< CH2 > 15 CB2 - + +
1.25 V PWM Comp.1-2
-INE2 20 CS2 21
+ -
PWM Comp.2-2 Drive1-2
17 OUT1-2 16 VS2
+INC2 18
+ -
OVP Comp.2
+ -
Drive2-2
VCC 1.47 V
Latch1 R SQ
14 OUT2-2 12 PGND
SCP Comp. 1 A
- - +
1.9 V 1.3 V 2.1 V bias bias VCC
CSCP 22
S R Latch UVLO OSC Ref (2.5 V) Power
1 CT
2 RT
24 VREF
3 SGND
4
MB3882
s ABSOLUTE MAXIMUM RATINGS
Parameter Supply voltage Boot voltage Output current Peak output current Power dissipation Storage temperature Symbol VCC VCB IO IOP PD Tstg Conditions CB terminal Duty 5% (t = 1 / fOSC x Duty) Ta +25 C Rating Min. -55 Max. 20 25 120 800 740* +125 Unit V V mA mA mW C
* : The packages are mounted on the dual-sided epoxy board (10cm x 10cm). WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
5
MB3882
s RECOMMENDED OPERATING CONDITIONS
Value Min. 5.5 -1 -1 0 0 -100 -700 10 6.8 150 1.0 -30 Typ. 12 200 10 470 0.1 0.1 4.7 0.1 0.01 +25 Max. 18 23 0 0 VCC - 1.8 VCC 100 700 500 12 15000 1.0 1.0 10 1 0.1 +85
Parameter Supply voltage Boot voltage Reference voltage output current Bias output current Input voltage Output current Peak output current Oscillator frequency Timing resistor Timing capacitor Boot capacitor Reference voltage output capacitor Bias output capacitor Soft start capacitor Short detection capacitor Operating ambient temperature
Symbol VCC VCB IOR IOB VIN VINC IO IOP fOSC RT CT CB CREF CVB CS CSCP Ta
Conditions CB terminal VREF terminal VB terminal -INE terminal +INC terminal Duty 5% (t = 1 / fosc x Duty) VREF terminal VB terminal
Unit V V mA mA V V mA mA kHz k pF F F F F F C
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.
6
MB3882
s ELECTRICAL CHARACTERISTICS
(VCC = 12 V, VB = 0 mA, VREF = 0 mA, Ta = +25 C) Parameter Symbol Pin No. VREF Output voltage 1. Reference Input stability Voltage Block Load stability [Ref] Short output current 2. Bias Voltage Block [VB] 3. Undervoltage Lockout Circuit Block [UVLO] 4. Soft Start Block [CS] 5. Short Detection Comparator Block [SCP] 6. Triangular Wave Oscillator Block [OSC] VREF/ VREF Line Load Ios 24 24 24 24 24 Conditions Ta = +25 C Ta = 0 C to +85 C VCC = 5.5 V to 18 V VREF = 0 mA to -1 mA VREF = 2 V Value Min. 2.475 -28 Typ. 2.500 0.5* 1 3 -14 Max. 2.525 10 10 -7 Unit V % mV mV mA
Output voltage
VB
13
4.95
5.05
5.15
V
Threshold voltage Hysteresis width Reset voltage Charge current Threshold voltage Input source current Short detection time Oscillator frequency Frequency temperature variation rate
VTH VH VRST
23 23 23
VCC =
2.6 1.7 -14
2.9 0.2* 2.1 -10
3.2 2.5 -6
V V V A
ICS
4, 21
VTH ICSCP tSCP fOSC fOSC/ fOSC VTH1 VTH2 IB AV
22 22 22 1
CSCP = 0.01 F RT = 10 k, CT = 470 pF
0.63 -1.4 4.5 170
0.68 -1.0 6.8 190
0.73 -0.6 12.2 210
V A ms kHz
1
Ta = 0 C to +85 C FB = 1.6 V, Ta = +25 C FB = 1.6 V, Ta = 0 C to +85 C -INE = 0 V DC
1*
%
7. Error Amp Block [Error Amp.]
Threshold voltage Input bias current Voltage gain
5, 20 5, 20 5, 20 6, 19
1.241 1.2375 -200 60
1.2500 1.2500 -20 100
1.259 1.2625
V V nA dB
* : Typical setting value
(Continued)
7
MB3882
(VCC = 12 V, VB = 0 mA, VREF = 0 mA, Ta = +25 C) Parameter Frequency band width 7. Error Amp Block [Error Amp.] Output voltage Output source current Output sink current 8. PWM Threshold Comparator voltage Block [PWM Comp.] 9. Dead time Adjustment Block [DTC] Symbol Pin No. BW VFBH VFBL ISOURCE ISINK VTL VTH 6, 19 6, 19 6, 19 6, 19 6, 19 6, 19 6, 19 FB = 1.6 V FB = 1.6 V Duty cycle = 0% Duty cycle = Dtr Conditions AV = 0 dB Value Min. 2.2 1.5 1.2 Typ. 800* 2.5 0.8 -100 9.0 1.3 1.81 Max. 1.0 -45 2.0 Unit kHz V V A mA V V
Maximum duty cycle
Dtr
8, 17
RT = 10 k, CT = 470 pF Duty 5% (t = 1 / fOSC x Duty) Duty 5% (t = 1 / fOSC x Duty) OUT1 = -100 mA, CB = 17 V, VS = 12 V OUT1 = 100 mA, CB = 17 V, VS = 12 V Duty 5% (t = 1 / fOSC x Duty) Duty 5% (t = 1 / fOSC x Duty) OUT2 = -100 mA OUT2 = 100 mA VB = 10 mA
85
90
95
%
Output current (main side)
ISOURCE1 ISINK1 VOH1 VOL1
8, 17 8, 17 8, 17 8, 17 11, 14 11, 14 11, 14 11, 14 10, 15
CB - 2.5 2.5
-700* 900* CB - 0.9 VS + 0.9 -750* 900* 4.1 1.0 0.9
VS + 1.4 1.4 1.1
mA mA V V mA mA V V V
Output voltage (main side) 10. Output Block [Drive]
Output current ISOURCE2 (synchronous rectifier side) ISINK2 Output voltage (synchronous rectifier side) Diode voltage VOH2 VOL2 VD
* : Typical setting value
(Continued)
8
MB3882
(Continued)
(VCC = 12 V, VB = 0 mA, VREF = 0 mA, Ta = +25 C) Symbol Pin No. Conditions RT = 10 k, CT = 470 pF OUT1 = OUT2 = OPEN, VS = 0 V OUT2 : - OUT1 : RT = 10 k, CT = 470 pF OUT1 = OUT2 = OPEN, VS = 0 V OUT1 : - OUT2 : +INC = Value Min. Typ. Max. Unit
Parameter
tD1 10. Output Block [Drive] Dead time tD2 8, 11, 17, 14
100
200
ns
100
250
ns
11. Overvoltage Detection Comparator Block [OVP] 12. General
Threshold voltage Input bias current Power supply current
VTH
7, 18
1.44
1.47
1.50
V
IB
7, 18
+INC = 0 V
-200
-30
nA
ICC
23
11
16.5
mA
9
MB3882
s TYPICAL CHARACTERISTICS
Supply Current vs. Supply Voltage
15.0 Supply current ICC (mA) 12.5 10.0 7.5 5.0 2.5 0.0 0 5 15 Supply voltage VCC (V) 10 20 Ta = +25 C Reference voltage VREF (V) 5 4 3 2 1 0 0 5 10 15 Supply voltage VCC (V) 20
Reference Voltage vs. Supply Voltage
Ta = +25 C VREF = 0 mA
Reference Voltage vs. Ambient Temperature
2.0 Reference voltage VREF (%) 1.5 1.0 0.5 0.0 -0.5 -1.0 -1.5 -2.0 -40 -20 0 20 40 60 80 100 VCC = 12 V VREF = 0 mA
Ambient temperature Ta (C)
Triangular wave upper/lower limit voltage VCT (V)
Triangular wave upper/lower limit voltage VCT (V)
Triangular Wave Upper/Lower Limit Voltage vs. Triangular Wave Oscillator Frequency
2.5 Ta = +25 C VCC = 12 V CTL = 5 V Upper limit 1.5
Triangular Wave Upper/Lower Limit Voltage vs. Ambient Temperature
2.5 VCC = 12 V RT = 10 k CT = 470 pF Upper limit 1.5 Lower limit
2.0
2.0
1.0
Lower limit
1.0
0.5 1k
10 k 100 k 1M Triangular wave oscillator frequency fosc (Hz)
0.5 -40
-20
0
20
40
60
80
100
Ambient temperature Ta (C)
(Continued)
10
MB3882
Triangular Wave Oscillator Frequency vs. Timing Capacitor
Triangular wave frequency fOSC (Hz) Ta = +25 C VCC = 12 V CTL = 5 V RT = 10 k Triangular wave frequency fOSC (Hz) 10 M 10 M 1M 100 k
Triangular Wave Oscillator Frequency vs. Timing Resistor
Ta = +25 C VCC = 12 V CTL = 5 V CTL = 150 pF CTL = 470 pF 10 k 1k 100 1k CTL = 15000 pF
1M
100 k
10 k
1k 10
100
1000
10000
100000
Timing capacitor CT (pF)
10 k Timing resistor RT ()
100 k
Triangular Wave Oscillator Frequency vs. Supply Voltage
Triangular wave frequency fOSC (Hz) 240 230 220 210 200 190 180 170 160 150 0 5 10 15 Supply voltage VCC (V) 20 Ta = +25 C RT = 10 k CT = 470 pF Triangular wave frequency fOSC (Hz) 250 250 240 230 220 210 200 190 180 170 160
Triangular Wave Oscillator Frequency vs. Ambient Temperature
VCC = 12 V RT = 10 k CT = 470 pF
150 -40
-20
0 20 40 60 Ambient temperature Ta (C)
80
100
Error Amp Gain, Phase vs. Frequency
40 20 0 -20 -40 1k 10 k 100 k 1M Frequency f (Hz) Ta = +25 C 180 90 0 -90 -180 10 M
VCC = 12 V Phase (deg.) 240 k 4.7 k
- +
Gain AV (dB)
AV
IN 10 F 4.7 k
2.4 k (20) 5 4 (21) 1.5 V
- + +
6 (19) OUT
1.25 V Error Amp.1 (Error Amp.2)
(Continued)
11
MB3882
(Continued)
Power Dissipation vs. Ambient Temperature
800 740 700 600 500 400 300 200 100 0 -40 -20 0 20 40 60 80 100
Power dissipation PD (mW)
Ambient temperature Ta (C)
12
MB3882
s FUNCTION DESCRIPTION
1. DC/DC Converter Function
(1) Reference Voltage Block The reference voltage circuit takes the voltage feed from the power supply terminal (pin 23) and generates a temperature compensated reference voltage (2.5 V typ.) , for use as the reference voltage for the power supply control unit. Also, an external load current can be obtained from the power supply at the VREF terminal (pin 24) , up to a maximum of 1 mA. (2) Triangular Wave Oscillator Block A triangular waveform with amplitude 1.3 V to 1.9 V can be generated by connecting a timing capacitor and resistor to the CT terminal (pin 1) and RT terminal (pin 2) , respectively. The triangular oscillator waveform can be input to the IC's internal PWM comparator, as well as supplied externally from the CT terminal. (3) Error Amp Block (Error Amp.) The error Amp. is an amplifier that detects the output voltage from the DC/DC converter and outputs a PWM control signal. The error Amp. has a broad in-phase input voltage range of 0 to Vcc-1.8 V that can be easily set by the external power supply. In addition, an arbitrary loop gain can be set up by connecting a feedback resistor and capacitor between the error Amp. output terminal and inverter input terminal, providing stable phase compensation to the system. Also, power-on rush current can be prevented by connecting a soft start capacitor between the error Amp. noninverted input terminals CS1 terminal (pin 4) and CS2 terminal (pin 21) . The soft start function operates with a stable soft start time that is not dependent on the output load of the DC/DC converter. (4) PWM Comparator Block (PWM Comp.) This is a voltage - pulse width modulator that controls the output duty according to the input voltage. Main side : Turns the output transistor on in the intervals in which the error Amp. output voltage is higher than the triangular wave voltage. Synchronous rectifier side : Turns the output transistor on in the intervals in which the triangular wave voltage the is lower than error Amp. voltage. (5) Output Block The output block has totem pole configuration on both the main side and synchronous rectifier side, and can drive an external N-ch MOSFET. Also, the high output drive capability (700 mA max : duty 5%) provides high gate-source capacitor, enabling the use of low on-resistor FET devices.
13
MB3882
2. Channel Control Functions
Channel ON/OFF control is provided by using the CS1 terminal (pin 4) and CS2 terminal (pin 21) setting functions. Channel On/Off Setting Functions CS terminal voltage level Channel output state CS1 GND GND Hi-Z Hi-Z CS2 GND Hi-Z GND Hi-Z CH1 OFF OFF ON ON CH2 OFF ON OFF ON
3. Protective Functions
(1) Timer Latch Short Circuit Protection (SCP) The short circuit protection comparators read the output voltage levels. If the output voltage on either channel falls below the short detection voltage, the timer circuit is activated to start charging the external capacitor Cscp connected to the CSCP terminal (pin 22) . When capacitor voltage reaches approximately 0.68 V the output FET turns off, setting the idle interval to 100%. Once the protection circuit is activated, it can be reset by turning the power supply off and on again. (See "Setting the Timer Latch Short Circuit Protector Time Constant.") (2) Undervoltage Lockout Circuit Block (UVLO) Transient status during normal power-on or momentary drops in supply voltage can cause abnormal operation in an control IC, leading to damage or degradation of system components. The undervoltage lockout circuit prevents such abnormal operations by reading the internal reference voltage level and switching the output transistor off, setting the idle interval to 100% and holding the CSCP terminal (pin 22) to "L" level. System operation is restored when the supply voltage rises back about the undervoltage lockout circuit threshold voltage. (3) Overvoltage Protection Block (OVP) The overvoltage protection circuit uses an overvoltage comparator (OVP Comp.) on each channel to read the output voltage levels from the DC/DC converter. If the output voltage exceeds the threshold voltage a latch is set, turning off the main side FET on the corresponding channel.
14
MB3882
s SETTING THE TIMER LATCH SHORT CIRCUIT PROTECTOR TIME CONSTANT
Each channel has a short circuit protection comparator (SCP Comp.) which constantly compares the error Amp. output level to the reference voltage. When the DC/DC comparator load conditions are stable on all channels, the short circuit protection comparator output is at "H" level, transistor Q1 is on, and the CSCP terminal (pin 22) is held at input standby voltage (VSTB : = 50 mV) . If load conditions change rapidly, such as during a load short, causing output voltage to drop, the short circuit protection comparator output goes to "L" level. This causes the transistor Q1 to shut off, charging the short circuit protection capacitor Cscp (connected to the CSCP terminal) at 1 A. Short detection time tscp (s) = 0.68 x Cscp (F) : When the capacitor Cscp is charted to the threshold voltage (VTH : = 0.68 V) a latch is set, turning the external FET off (setting the idle interval to 100%) . At this time the latch input is closed and the CSCP terminal is held at the input latch voltage (VI : = 50 mV) . (When a short circuit is detected on either of the two channels, both channels are shut off.)
15
MB3882
10 A FB1 6
10 A
-INE1
5
- + +
1.25 V
Error Amp.1 Drive 8 OUT1-1
CS1 CS1
4
Q2
Drive
11 OUT2-1
FB2 19 Error Amp.2 17 OUT1-2
-INE2
20
- + +
1.25 V
Drive
CS2 CS2
21
Q3 SCP Comp. 1 A CSCP 22 S CSCP Q1 Q4 bias R UVLO
Drive
14 OUT2-2
- - +
2.1 V
Latch
< Timer Latch Short Circuit Protection Circuit >
16
MB3882
s PROCESSING WITHOUT USING THE CSCP TERMINAL
When the timer latch short circuit protection circuit is not used, the CSCP terminal (pin 22) should be shorted to GND using the shortest possible connection.
3 GND
CSCP 22
< Operation Without Using the CSCP Terminal >
17
MB3882
s SOFT START TIME SETTING
The soft start function prevents rush current events when the IC power is turned on, by connecting soft start capacitors (Cs1, Cs2) to the CS1 terminal (pin 4) for channel 1, and the CS2 terminal (pin 21) for channel 2. When the IC is activated (Vcc UVLO threshold voltage) , Q2 and Q3 are off and the CS1 and CS2 terminals begin charging the externally connected soft start capacitors (Cs1, Cs2) at 10 A. Because the error Amp. output (FB1, FB2) is determined by the ratio of the lower of the two non-inverted input terminals (1.25 V, CS terminal voltage) to the inverted input terminal voltage (-INE) , the soft start interval (when CS terminal voltage < 1.25 V) FB is determined by the ratio of the -INE terminal voltage and CS terminal voltage. Thus the DC/DC converter output voltage rises in proportion to the rise in the CS terminal voltage as the soft start capacitor connected to the CS terminal charges. The soft start time is determined by the following formula. Soft start time (time to output 100%) ts (s) = 0.125 x Cs (F) :
CS terminal voltage 2.3 V Error Amp. block comparison voltage to -INE voltage
1.25 V
0V
t
Soft start time ts
18
MB3882
VREF
10 A
10 A
(FB2) FB1
19 6
(-INE2) 20 -INE1 5 21 (CS2) 4 CS1 CS1 (CS2)
- + +
1.25 V Q2 (Q3)
Error Amp.
UVLO
< Soft Start Block >
19
MB3882
s PROCESSING WITHOUT USING THE CS TERIMNALS
When the soft start function is not used, the CS1 terminal (pin 4) and CS2 terminal (pin 22) should be left open.
"Open" 4 CS1 CS2 21
"Open"
< Operation Without Soft Start Setting >
s OSCILLATOR FREQUENCY SETTING
The oscillator frequency can be set by connecting a timing capacitor (CT) to the CT terminal (pin 1) and a timing resistor (RT) to the RT terminal (pin 2) . Oscillator frequency 893000 fosc (kHz) = CT (pF) *RT (k) :
s OUTPUT VOLTAGE SETTING
VO FB1 R1 -INE1 R2 CS1 4 1.25 V 5 6 VO = Error Amp. 1.25 V R2
(R1 + R2)
- + +
< CH1, 2 >
20
MB3882
s OVERVOLTAGE PROTECTION CIRCUIT VOTAGE SETTING
Overvoltage conditions in the DC/DC converter output voltage can be detected by connecting external resistance from the DC/DC converter output voltage to the +INC1 terminal (pin 7) and +INC2 terminal (pin 18) on the respective overvoltage protection comparator circuits (OVP comp. 1, 2) . When the output voltage of the DC/DC converter rises above the detection voltage, the overvoltage protection comparator (OVP Comp. 1, 2) output goes to "H" level, setting a latch and shutting off the corresponding channel. Each of the overvoltage protection circuit latches operates independently. Detection voltage VOVP (V) = 1.47 x (R3 + R4) /R4 : Once the protection circuit has been activated, it can be reset by lowering the VCC voltage below the reset voltage (1.7 V min.) .
VO VCC R3 (+INC2) 18 7 +INC1
+ -
1.47 V
OVP Comp.
R S
Q
R4
21
MB3882
s PRECAUTIONS RELATED TO INTERNAL IC POWER CONSUMPTION
The internal power dissipation in the IC is greatly affected by the oscillator frequency and the FET total gate charge. When using the MB 3882 in an application, caution must be taken in relation to internal IC power consumption. As shown below, IB (average current) can be determined from the total gate charge Qg1, Qg2, charged from the gate capacitance (Ciss1, Ciss2, Crss1, Crss2) of the external FET Q1, Q2, by the following formula. Per individual channel : IB (A) = I1 + I2 = Ibias1 x : T1 Qg1 T2 Qg2 + + Ibias2 x + T T T T (Ibias1 = Ibias2 = 2 mA) :
Because IC current consumption other than IB is 11 mA, power consumption can be determined from the following formula. Power consumption : Pc Pc (W) = 0.011 x VCC + 2 x VCC x IB - VB x IB
22
MB3882
Vin
VCC 23 5V
IB 13
VB CVB CB1 Q1 Crss1 OUT1-1 Ciss1 VS1 Ciss2 Crss2 Q2 A L1 VO1
10 I1
Drive 1-1
8 9
I2
Drive 2-1
11 12
OUT2-1 PGND
T VOUT1-1
VOUT2-1
I1 T1 I2 T2
Bias current Ibias1 2 mA
Bias current Ibias2 2 mA
t
Using the above formulas to determine power consumption, settings should be made with reference to the "Power Consumption vs. Input Voltage" on the following page, as well as the "Power dissipation vs. Ambient Temperature."
23
MB3882
Power Consumption vs. Input Voltage (Qg Parameters)
1.00 Power consumption PC (W) 0.90 0.80 0.70 0.60 0.50 0.40 0.30 0.20 0.10 0.00 Qg1 = Qg2 = 70 nC Qg1 = Qg2 = 50 nC Qg1 = Qg2 = 30 nC Qg1 = Qg2 = 20 nC Qg1 = Qg2 = 10 nC Ta = +25 C fOSC = 200 kHz SW1 = OFF SW2 = OFF 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Input voltage Vin (V)
Power Consumption vs. Input Voltage (fosc Parameters)
1.00 Power consumption PC (W) Ta = +25 C 0.90 Qg1 = Qg2 = 20 nC 0.80 SW1 = OFF 0.70 SW2 = OFF 0.60 0.50 0.40 0.30 0.20 0.10 0.00 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Input voltage Vin (V)
fOSC = 500 kHz fOSC = 300 kHz fOSC = 200 kHz fOSC = 100 kHz fOSC = 10 kHz
24
Vin
23
VCC C5 5 V Reg
13
C17 0.1 F VB D3 C6 A L1
2.7 H
Drive 1-1
C14
4.7 F
+C15
0.1 F
22 F
FB1 CB1
10
6
10 A
R1 PWM Comp.1-1 + -
8
Error Amp.1 Q1 OUT1-1 +C10 C7 VS1 OUT2-2
22 F 0.1 F
0.1 F
C1 0.022 F R9 2 k - + + 1.25 V
OVP Comp.1
2.7 k
Vo1 (2 V)
5
R2 Q2 D1
A Channel On/Off signal C20
2.2 F
-INE1 CS1 4 C2 + +
Latch1
s APPLICATION CIRCUIT
0.1 F PWM Comp.2-1 9
+C8 68 F x 3
SW1 - -
Drive 2-1
10 k R10 3.3 k R20
7 11
+INC1 6.2 k R21 10 k
1.47 V
VCC D4
15
R SQ C9 0.1 F Q3 OUT1-2 +C19 C18 VS2
16 22 F 0.1 F
FB2 CB2 Error Amp.2 PWM Comp.1-2 + -
17 PWM Comp.2-2
Drive 1-2
19
10 A
R5 - + + 1.25 V + + -
Drive 2-2
C3 0.022 F R11 2 k
2.7 k
B L2
2.7 H
Vo2 (2 V)
20
R6
B Channel On/Off signal
OVP Comp.2
-INE2 CS2 21 C4
Q4 D2
0.1 F
C21
2.2 F
+C11 68 F x 3 OUT2-2
SW2 -
Latch2
10 k R12 3.3 k R22
6.2 k
+INC2
18
R23 10 k R 1.47 V VCC SQ SCP Comp. - - + 2.1 V bias
14 12
PGND
1.9 V 1.3 V bias UVLO
1
1 A
CSCP
22
VCC OSC
2
C12 S R Latch
0.01 F
Ref
(2.5 V) 24
Power
3
MB3882
CT RT C13 R13 470 pF 10 k
VREF SGND C16 0.1 F
25
MB3882
s COMPONENT LIST
COMPONENT Q1 to Q4 D1, D2 D3, D4 L1, L2 C1 C2 C3 C4 C5 C6, C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 to C18 C19 C20, C21 R1 R2 R5 R6 R9 R10 R11 R12 R13 R20 R21 R22 R23 ITEM FET Diode Diode Coil Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser Electrolytic Condenser Ceramics Condenser OS Condenser Electrolytic Condenser Ceramics Condenser Ceramics Condenser Ceramics Condenser OS Condenser Ceramics Condenser OS Condenser Ceramics Condenser Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor Resistor SPECIFICATION VDS = 30 V VF=0.35V(Max.),at IF=1A VF=0.30V(Max.),at IF=10mA 2.7 H 0.022 F 0.1 F 0.022 F 0.1 F 4.7 F 0.1 F 68 F 0.1 F 22 F 68 F 0.01 F 470 pF 0.1 F 22 F 0.1 F 22 F 2.2 F 2.7 k 10 k 2.7 k 10 k 2 k 3.3 k 2 k 3.3 k 10 k 6.2 k 10 k 6.2 k 10 k 12 A, 4.5 m VENDOR IR ROHM ROHM TDK PARTS No. IRF7811 RB051L-40 RB495D RLF12545T -2R7N8R7
6.3 V 25 V 6.3 V
25 V 25 V 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W 1/4 W
Notes : IR : International Rectifier Corp. ROHM : Rohm, Ltd. TDK : TDK, Ltd.
26
MB3882
s REFERENCE DATA
Conversion Efficiency vs. Load Current Characteristics (Channel 1)
100 Ta = +25 C 2 V output SW1 = OFF SW2 = ON
95 Conversion efficiency (%)
90
85
Vin = 6 V Vin = 8.5 V Vin = 10 V
80
75
70 0 1 2 3 4 5 6 7 8 9 10 Load current IL (A)
27
MB3882
s PRECAUTIONARY INFORMATION
* Printed circuit board ground lines should be designed with consideration for common impedance. * * * * * Take sufficient countermeasures should be taken to protect against static electricity. Always place semiconductors in containers that have anti-static provisions, or are conductive. After mounting, PC boards should be placed in conductive bags or containers for storage and handling. Working surfaces, tools, and measurement equipment should be grounded. Persons handling semiconductors should be grounded directly with resistance of 250 k to 1 M.
* Do not apply negative voltages. * Application of negative voltage of -0.3 V or greater can create parasitic transistor effects on an LSI device, leading to abnormal operation.
s ORDERING INFORMATION
Part Number MB3882PFV Package Plastic SSOP 24-pin (FPT-24P-M03) Remarks
28
MB3882
s PACKAGE DIMENSION
24-pin, Plastic SSOP (FPT-24P-M03)
* 7.750.10(.305.004)
* Dimensions include resin remainder.
1.25 0.10 .049 .004
+.008 +0.20
(Mounted height)
0.10(.004)
* 5.600.10
INDEX (.220.004)
7.600.20 (.299.008)
6.60(.260) NOM
0.650.12(.0256.0047)
0.22 0.05 .009
+.004 .002
+0.10
"A"
0.15 0.02 .006 .001
+.002
+0.05
Details of "A" part 0.100.10(.004.004) (STAND OFF)
7.15(.281)REF
0
10
0.500.20 (.020.008)
C
2000 FUJITSU LIMITED F24018S-2C-3
Dimensions in mm (inches) .
29
MB3882
FUJITSU LIMITED
For further information please contact: Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588, Japan Tel: +81-44-754-3763 Fax: +81-44-754-3329 http://www.fujitsu.co.jp/ North and South America FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179 Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST) Tel: +1-800-866-8608 Fax: +1-408-922-9179 http://www.fujitsumicro.com/ Europe FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/ Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220 http://www.fmap.com.sg/ Korea FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED. FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.
F0010 (c) FUJITSU LIMITED Printed in Japan

▲Up To Search▲

Price & Availability of MB3882

	To Download MB3882 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .